Computer, Enhance!

Home
Podcast
Table of Contents
About
Q&A #51 (2024-04-18)
Answers to questions from the last Q&A thread.
6
1:09:46
Cache Sets and Indexing
Because hardware caches must operate under strict time and space constraints, they can exhibit pathological behavior when the addresses they cache fall…
2
30:34
Q&A #50 (2024-04-08)
Answers to questions from the last Q&A thread.
17
37:47
Q&A #49 (2024-04-02)
Answers to questions from the last Q&A thread.
19
47:08

March 2024

Q&A #48 (2024-03-25)
Answers to questions from the last Q&A thread.
18
19:06
Unaligned Load Penalties
Watch now (27 mins) | Modern CPUs are much more efficient at unaligned loads than they used to be, but it is still possible to hit cases where penalties…
2
27:25
Q&A #47 (2024-03-18)
Answers to questions from the last Q&A thread.
16
59:50
Latency and Throughput, Again
Latency and throughput are critical to understand, and it can be confusing how they apply to caches vs. execution units - but the core principles are…
3
37:55
Q&A #46 (2024-03-11)
Answers to questions from the last Q&A thread.
14
34:05
Non-Power-of-Two Cache Size Testing
What approach should we take when trying to test working memory sizes that are not a power-of-two?
11
35:15
Q&A #45 (2024-03-04)
Answers to questions from the last Q&A thread.
11
45:44

February 2024

© 2024 Casey Muratori
Privacy ∙ Terms ∙ Collection notice
Start WritingGet the app
Substack is the home for great culture